<0 Suer Struct secoon +h\* · his his 30 Scepsprvector3 31 Scepsprvector3 32 33 node: float L} BALLOONDAT; POST 34 sbut(3); 35 sente Static BALLOONDAT. 36 t: static ScePspFVector3 37 static ScePspFVector3 38 balloon; sphere(28); 39 extern. pote[20]; void DrawSphere(ScePspFVector3 \*arrey, flest r); 40 extern. void DrawPole(ScePspFVector3 \*arrey, floet n); 41 42 void init\_balloon(void) 44 int. 1; 45 balloon.mode= 46 **Operating Systems and C** balloon.pos.> 47 balloon.pos.) 48 balloon.pos.; balloon.t=0.0 12. Concurrent Programming 49 balloon.sbuf[i].x+PANGERAND(0.01, 0.01, 200-balloon.sbuf[i].y+RANGERAND(0.01, 0.01, 200-balloon.sbuf[i].z+RANGERAND(0.01, 0.01, 0.01) balloon.scnt. 50 51 . 52 for 53 向. 54 With slides from P.Tözün and J.Fürst 55 void draw\_balloon(void) 56 57 5 ScepspFvector3 veci HIG SCEGU TEXTURE); 58 59 18.11.2020 · 1 () i wa posi; 60 1214

Full of caveats, gotchas, & head-scratches

**Today**: **quick overview** of **basic** synchronization primitives

tough, maddening, fun, \$\$\$

to master concurrent programming, (i.e. to utilize modern HW well), you need a solid understanding of basic sync primitives offered by HW.

Want more: MSc courses on this. **Practical Concurrent and Parallel Programming (Y1) Performance of Computer Systems (Data Systems)** 



C-way of handling things. concurrency / parallelism is **not** a feature of C; it's a feature of libc. (recall: C isn't much; all interesting stuff is libraries)

- The necessity of concurrent programming
- The problem with concurrent programming
- Threads to the rescue
- Synchronization primitives

## Moore's law

### "... the observation that the number of transistors in a dense integrated circuit doubles approximately every two years."

### **Dennard scaling**

"... as transistors get smaller their power density stays constant, so that the power use stays in proportion with area."

30s

#### Processor Trends - Before 2005

it's a **free lunch**; exponential scaling, w/ constant power draw.



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2015 by K. Rupp

#### Processor Trends - After 2005

here, Dennard-scaling breaks.



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2015 by K. Rupp

> why: per-core not exponentially increasing; only way to keep Moore's law: increase number of cores.

#### IT UNIVERSITY OF COPENHAGEN



#### **Towards Dark Silicon**

you have more cores than you can power.



Can still pack more cores in a processor Cannot fire all of them up simultaneously

IT UNIVERSITY OF COPENHAGEN



you must schedule them. **new architectures** (Graphcore, Cerebras, ...) no longer have this classic "CPU style".

heterogeneous systems: CPU + specialized hardware (FPGA, ASIC)

app-specific

### Cerebras



CS-1 is powered by the Cerebras Wafer Scale Engine - the largest chip ever built

#### 56x the size of the largest Graphics Processing Unit

The Cerebras Wafer Scale Engine is 46,225 mm<sup>2</sup> with 1.2 Trillion transistors and 400,000 Al-optimized cores.

By comparison, the largest Graphics Processing Unit is 815 mm<sup>2</sup> and has 21.1 Billion transistors.

#### IT UNIVERSITY OF COPENHAGEN

typical NVIDIA chip

#### Cerebras

#### to bring data into, and out of, a computer w/ Cerebras

#### 1. Input/Output

12 x100Gb Ethernet ports bring data to and from the Wafer

Learn More



#### IT UNIVERSITY OF COPENHAGEN

!!!

### Parallel Architectures

Stanford, 1960s

optimization O4: C compiler might automatically generate SIMD instructions

- Flynn's Classification
  - SISD, SIMD, MISD, MIMD
  - <u>S</u>: single, <u>M</u>: multiple, <u>I</u>: instruction, <u>D</u>: data

pipelining

Graphcore architecture

mpi library

Berkeley, currently

- Culler's Classification
  - Shared Memory (Single Address Space)
  - Message Passing
  - Data parallel (SIMD)
  - Dataflow

classify by relationship

between instruction & data

classify by how processors

communicate

**Parallel computing:** many calculations, or execution of processes, are carried out **simultaneously**.

#### **Concurrent computing:** several processes are <u>in</u> <u>progress</u> at the same time (concurrently) instead of one completing before next starts (sequentially)

to drive home the difference:

- concurrent computing is the **illusion** of parallel computing; processes are actually *interleaved*.
- parallel computing **requires** HW support (multiple cores). important to **understand the difference** (often debated, frequently asked)

why a lecture on concurrent (not parallel): parallel optimization of concurrent.

IT UNIVERSITY OF COPENHAGEN

#### Concurrent Programming's Goals

concurrent programming is a way to manage explicit parallelism Performance 1. THE #1 PROGRAMMER EXCUSE FOR LEGITIMATELY SLACKING OFF: Effective use of hardware "MY CODE'S COMPILING." HEY! GET BACK TO WORK! Productivity 2. COMPILING! -国 Effective use of Software Dev's time OH. CARRY ON. Generality 3. https://xkcd.com/303/ To lower the cost of low-level concurrency and parallelism cleaner in Go. in fact, Go was created because of this.



slide by Hakim Weatherspoon, from CS 3410 course at Cornell

#### A Side Note



Jim Gray on Parallelism and Processors dead URL? https://www.youtube.com/watch?v=8gHxKQrxV8o (wmv; from 33:00; from 43:00) and many other topics On:

- success of transactions and automated parallelization with SQL
- pipeline/partitioned parallelism and the upcoming era of dataflow programming
   platform for creating programs that run on Apache Hadoop

(Map-Reduce => Pig/Tez)

 how hard multi-thread programming is

IT UNIVERSITY OF COPENHAGEN



- The necessity of concurrent programming
- The problem with concurrent programming
- Threads to the rescue
- Synchronization primitives

### What Makes Concurrent Programming Hard?

1. Identify Parallelizable Tasks:

Identify areas that can be divided into concurrent tasks (ideally independent).

2. Balance:

Tasks should perform equal work of equal value.

3. Data Splitting:

How to split data that is accessed by separate tasks?

#### 4. Data Dependency:

If data dependencies between different tasks => Synchronization needed.

5. Testing, Debugging:

Many different execution paths possible, testing & debugging become more difficult.

IT UNIVERSITY OF COPENHAGEN

### **Concurrency Anomalies**

#### Classical problem classes of concurrent programs:

*Race:* outcome depends on a elsewhere in the system

Example: who gets the la Example: concurrent write

Deadlock: improper resource

Example: traffic gridlock



Frederick Burr Opper Alphonse and Gaston. New York Journal, 1906. DEAR.

Livelock / Starvation / Fairness: external events and/or system scheduling decisions can prevent sub-task progress Example: hallway dance (livelock) Example: people always jump in front of you in line



- The necessity of concurrent programming
- The problem with concurrent programming
- Threads to the rescue
- Synchronization primitives

### Concurrency in C

• Processes (libc)

Hard to share resources: Easy to avoid unintended sharing High overhead in adding/removing children

• Threads (libc)

Easy to share resources Medium overhead Not much control over scheduling policies Difficult to debug

Event orderings not repeatable

• I/O Multiplexing

Tedious and low level

Total control over scheduling

Very low overhead

Cannot create as fine grained a level of concurrency

Does not make use of multi-core

we talked about processes (fork, parent, children, synchronization (wait for each other), sharing across processes)

lighter form of process. instead of 2 processes w/ separate address spaces, you now have 1 process, w/ multiple threads that share address space. (separate stacks\*, though)

in Linux, same data structures & mechanisms for these two



#### Process = thread + code, data, and kernel context

here's a process w/ 1 thread



Code and Data





can have multiple threads in a process

Multiple threads can be associated with a process

Each thread has its own logical control flow

Each thread shares the same code, data, and kernel context

Share common virtual address space (stack\*)

Each thread has its own thread id (TID)

Thread 1 (main thread)

stack 1

Shared code and data

Thread 2 (peer thread)

shared libraries

run-time heap

read/write data

0

read-only code/data

Kernel context: VM structures Descriptor table brk pointer stack 2

Thread 2 context: Data registers Condition codes SP2 PC2

\*: stack is shared. but different SP ⇒ conceptually different stacks

Thread 1 context: Data registers Condition codes SP1 PC1

IT UNIVERSITY OF COPENHAGEN

#### Threads associated with process form a pool of peers

Unlike processes which form a tree hierarchy



#### **Thread Execution**

illustrating the difference between concurrency and parallelism.

#### Single Core Processor Simulate concurrency by time slicing

# Multi-Core Processor

#### Parallel execution



### Logical Concurrency

- Two threads are (logically) concurrent if their flows overlap in time (otherwise, sequential)
- Examples:
  - Concurrent: A & B, A&C
  - Sequential: B & C



### Posix Threads (Pthreads) Interface

thread interface in C given by Posix standard.

- *Pthreads* library: Standard interface of ~60 functions to manipulate threads from C.
  - Creating and reaping threads
  - pthread\_create()
  - pthread\_join()
  - Determining your thread ID
  - pthread\_self()
  - Terminating threads
  - pthread\_cancel()
  - pthread\_exit()
  - exit() [terminates all threads], RET [terminates current thread]
  - Synchronizing access to shared variables
  - pthread\_mutex\_init
  - pthread\_mutex\_[un]lock
  - pthread\_cond\_init
  - pthread\_cond\_[timed]wait

one criticism of C: threads are not a beautiful concept, but a "fix".

#### IT UNIVERSITY OF COPENHAGEN

https://www.gnu.org/software/libc/manual/html\_mono/libc.html#POSIX-Threads

30s

#### The Pthreads "hello, world" Program



IT UNIVERSITY OF COPENHAGEN

<u>http://csapp.cs.cmu.edu/3e/ics3/code/include/csapp.</u> http://csapp.cs.cmu.edu/3e/ics3/code/src/csapp.c

#### Execution of Threaded "hello, world"



IT UNIVERSITY OF COPENHAGEN

#### Synchronization Issues

Ancient Greek "ἄτομος" (atomos, "indivisible")

Thread 1:	this is just a few assignments to two variables! think about full programs.
<pre>func foo() {</pre>	
Thread 2:	
<pre>func bar() {     y++;     x+=3; }</pre>	

If the initial state is x = 6, y = 0,

what happens after these threads finish running?

**Q:** what are possible final values of x and y?

IT UNIVERSITY OF COPENHAGEN

example of data race aka. race condition (notoriously hard to debug!)

#### Synchronization Issues

Many things that look like "one step" operations take several steps under the hood:

```
func foo() {
    eax = mem[x];
    inc eax;
    mem[x] = eax;
    ebx = mem[x];
    mem[y] = ebx;
}
func bar() {
    eax = mem[y];
    inc eax;
    mem[y] = eax;
    eax = mem[x];
    add eax, 3;
    mem[x] = eax;
}
```

to update mem[x]: (RMW)
1. read mem[x] into register,
2. op on register,
3. write from register to mem[x].
this is multi-step (non-atomic).
foo can be in midst, while
bar completes the three steps.
⇒ foo has stale mem[x]
in its register.
(cache coherence (across cores) won't help)
to understand synchronization
issues, must know how code is

mapped to assembly.

When we run a multithreaded program, we don't know what order threads run in, nor do we know when they will be interrupted.

#### IT UNIVERSITY OF COPENHAGEN

30s

#### Synchronization

# Synchronization is needed when data structures are shared

step back: when do you have sharing? what is shared?

IT UNIVERSITY OF COPENHAGEN

18.11.2020 · 31

#### Shared Variables in Threaded C Programs

Question: Which variables in a threaded C program are shared?

The answer is not as simple as "global variables are shared" and "stack variables are private"

Requires answers to the following questions:

What is the **memory mode** for threads?

How are instances of variables mapped to memory?

How many threads might reference each of these instances?

*Def:* A variable x is *shared* if and only if multiple threads reference some instance of x.

IT UNIVERSITY OF COPENHAGEN

#### **Threads Memory Model**

#### **Conceptual model:**

- Multiple threads run within the context of a single process Each thread has its own separate thread context
- Thread ID, stack, stack pointer, PC, condition codes, GP registers

All threads share the remaining process context

- Code, data, heap,
  - shared library segments of the process virtual address space
- Open files and installed handlers

#### Example Program to Illustrate Sharing

what is shared? not obvious.

```
char **ptr; /* global */
int main()
                      loop index
                      thread id
    int i;
    pthread t tid; array w/ 2 msgs
    char msgs[2] = {
        "Hello from foo",
        "Hello from bar"
    };
    ptr = msqs;
    for (i = 0; i < 2; i++)
        Pthread create(&tid,
             NULL,
             thread,
             (void *)i);
    Pthread exit (NULL);
```

```
/* thread routine */
void *thread(void *vargp)
```

```
int myid = (int) vargp;
static int cnt = 0;
```

Peer threads reference main thread's stack indirectly through global ptr variable

IT UNIVERSITY OF COPENHAGEN

#### Mapping Variable Instances to Memory

**Global variables** 

*Def:* Variable declared outside of a function Virtual memory contains exactly one instance of any global variable

Local variables

Def: Variable declared inside function without static attribute
Each thread stack contains one instance of each local variable

Local static variables

Def: Variable declared inside function with the static attribute
Virtual memory contains exactly one instance of any local static
variable.

#### Mapping Variable Instances to Memory



IT UNIVERSITY OF COPENHAGEN

#### Shared Variable Analysis

#### Which variables are shared?

Variable instance	Referenced by main thread?	Referenced by peer thread 0?	Referenced by peer thread 1?
ptr	yes	yes	yes
cnt	no	yes	yes
i.m	yes	no	no
msgs.m	yes	yes	yes
myid.p0	no	yes	no
myid.p1	no	no	yes

Thread Local Storage (TLS)

modern version of libc, new keyword

New storage class keyword: \_\_\_\_\_thread

#### One instance of the variable per thread

\_\_thread int i; extern \_\_thread struct state s; static \_\_thread char \*p;

recommendation: to make clear what should be shared and what should not, use thread-local storage.

### Crucial concept: Thread Safety

Functions called from a thread must be *thread-safe* 

*Def:* A function is *thread-safe* iff it always produce correct results when called repeatedly from multiple concurrent threads.

Classes of **thread-unsafe** functions:

(despite accessing shared variables; fluke)

- Class 1: Functions that do not protect shared variables.
- Class 2: Functions that keep state across multiple invocations.
- Class 3: Functions that return a pointer to a static variable.
- Class 4: Functions that call thread-unsafe functions.

#### **Reentrant Functions**

**<u>Def</u>**: A function is *reentrant* iff

it accesses no shared variables when called by multiple threads.

sanity

- Important subset of thread-safe functions.
- Require no synchronization operations.





there is another definition of reentrant which makes it a subset of both thread-safe and thread-unsafe. we will be using the above definition.

#### IT UNIVERSITY OF COPENHAGEN



- The necessity of concurrent programming
- The problem with concurrent programming
- Threads to the rescue
- Synchronization primitives





#### HW synchronization: PCIe/NVMe Doorbell

doorbell is a boolean register

30s



IT UNIVERSITY OF COPENHAGEN

host software notifies storage device that data is ready submission queue SQ doorbell CQ doorbell completion queue

> now, on to thread synchronization primitives

#### Thread Synchronization

many questions arise with multi-core.

main reference: ------

solutions are opaque, solutions vary between processors.

I'll give the gist of

common cases.

IT UNIVERSITY OF COPENHAGEN

problems

read:

**8.1** (quite opaque)

section



#### Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual

Volume 3A: System Programming Guide, Part 1

**NOTE:** The Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual consists of ten volumes: Basic Architecture, Order Number 253665; Instruction Set Reference A-L, Order Number 253666; Instruction Set Reference M-U, Order Number 253667; Instruction Set Reference V-Z, Order Number 326018; Instruction Set Reference, Order Number 334569; System Programming Guide, Part 1, Order Number 253668; System Programming Guide, Part 2, Order Number 253669; System Programming Guide, Part 3, Order Number 326019; System Programming Guide, Part 4, Order Number 332831; Model-Specific Registers, Order Number 335592. Refer to all ten volumes when evaluating your design needs.

gathered from scraps of info from here and there. why look at this: to be able to debug performance problems

#### central concepts:

- cache coherence
- bus locking
- memory consistency 8.11.2020 · 43

### Cache (Recall: Memory Hierarchy)

IT UNIVERSITY OF COPENHAGEN

**Cache:** A smaller, faster storage device that acts as a staging area for a subset of the data in a larger, slower device.



02.09.2021 · 44

- Since we have private caches: How to keep the data consistent across caches?
- Each core should perceive the memory as a monolithic array, shared by all the cores



purce: https://course.ece.cmu.edu/~ece600/lectures/lecture17.pdf

Suppose variable x initially contains 15213



Core 1 reads x



Core 2 reads x



Core 1 writes to x, setting it to 21660



Core 2 attempts to read x... gets a stale copy



Revisited: Cores 1 and 2 have both read x



Core 1 writes to x, setting it to 21660



After invalidation:



Core 2 reads x. Cache misses, and loads the new copy.



### Atomicity & Bus Locking

cores share buses. Q: core 1, 2 do an op simultaneously; what happens? (need: atomicity)

#### bus locking prevents this.

IT UNIVERSITY OF COPENHAGEN



"While [LOCK#] signal is asserted, requests from other processors or bus agents for control of the bus are blocked."

guaranteed atomic: read, write. (more later)

note on **alignment**: data unaligned ⇒ read might fetch two cache lines. **slow** 



https://www.cl.cam.ac.uk/teaching/2005/OptComp/



# Instruction order



#### Instruction reordering due to bus locks

IT UNIVERSITY OF COPENHAGEN

ex: access to memory is 100x more expensive than L1 cache.

Cache Type	What is Cached?	Where is it Cached?	Latency (cycles)	Managed By
Registers	4-8 bytes words	CPU core	0	Compiler
TLB	Address translations	On-Chip TLB	0	Hardware
L1 cache	64-bytes line	On-Chip L1	1	Hardware
L2 cache	64-bytes line	On/Off-Chip L2	10	Hardware
Virtual Memory	4-KB page	Main memory	( 100	Hardware + OS
Buffer cache	Parts of files	Main memory	100	OS
Disk cache	Disk sectors	Disk controller	100,000	Disk firmware
Network buffer cache	Parts of files	Local disk	10,000,000	AFS/NFS client
Browser cache	Web pages	Local disk	10,000,000	Web browser
Web cache	Web pages	Remote server disks	1,000,000,000	Web proxy server

core 1 asserts bus lock to access mem, core 2 wants access to mem ⇒ core 2 must wait for a **really** long time. *next instructions*?

### Memory [Consistency] Models

other models: sequential consistency, acquire/release, relaxed. x86 has a strong memory model, w/ a wee bit of reordering.

which instructions reorders can take place?

weak memory model: R/Ws can be reordered arbitrarily as long as behavior of isolated thread unaffected.

• compiler, CPU core (← weak HW memory model)

sometimes order matters.

**ex:** NVMe I/O **ex** (silly): DMA to robotic surgeon

```
Thread #1 Core #1:
while (f == 0);
// Memory fence required here
print x;
Thread #2 Core #2:
x = 42;
// Memory fence required here
f = 1;
```

to prevent reordering (when important):

memory barriers. (sync)

**volatile** keyword in C prevents statement from being reordered / skipped. (anecdote: password in Windows)

#### Atomic CPU Operations

& Posix

synchronization mechanisms are based on **shared variables** and **atomic instructions**.

- Atomic CPU instructions:
  - Fetch and Add
  - Compare <u>and</u> Swap
  - Test <u>and</u> Set
  - <u>Memory Barrier</u>: operations placed before the barrier are guaranteed to execute before operations placed after the barrier.
- In GCC:

https://gcc.gnu.org/onlinedocs/gcc-4.1.0/gcc/Atomic-Builtins.html

- \_\_sync\_fetch\_and\_sub(), \_\_sync\_fetch\_and\_or(), \_\_sync\_fetch\_and\_and(), \_\_sync\_fet ch\_and\_xor(), and \_\_sync\_fetch\_and\_nand()
- \_\_sync\_bool\_compare\_and\_swap()and\_\_sync\_val\_compare\_and\_swap()
- \_\_sync\_lock\_test\_and\_set, \_\_sync\_lock\_release
- \_\_\_\_\_\_sync\_\_synchronize()

you have abstractions for the above

#### **Overheads**

recall: block layer, single queue problem. was due to "**lock thrashing**". example (**cache thrashing**).



### *CPU0* performs a compare and swap on a cache line residing on *CPU7*

- 1. CPU 0 checks its local cache, and does not find the cacheline.
- 2. The request is forwarded to CPU 0's and 1's interconnect, which checks CPU 1's local cache, and does not find the cacheline.
- 3. The request is forwarded to the system interconnect, which checks with the other three dies, learning that the cacheline is held by the die containing CPU 6 and 7.
- 4. The request is forwarded to CPU 6's and 7's interconnect, which checks both CPUs' caches, finding the value in CPU 7's cache.
- 5. CPU 7 forwards the cacheline to its interconnect, and also flushes the cacheline from its cache.
- 6. CPU 6's and 7's interconnect forwards the cacheline to the system interconnect.
- 7. The system interconnect forwards the cacheline to CPU 0's and 1's interconnect.
- 8. CPU 0's and 1's interconnect forwards the cacheline to CPU 0's cache.
- 9. CPU 0 can now perform the CAS operation on the value in its cache.

#### Mutex, Implementation?



#### Can we do something like this? (easy?)

#### Mutex

#### Thread 1:

```
void foo() {
    mutex.lock();
    x++;
    y = x;
    mutex.unlock();
}
```

#### Thread 2:

```
void bar() {
    mutex.lock();
    y++;
    x+=3;
    mutex.unlock();
}
```

Global mutex guards access to x & y.

In C: pthread\_mutex\_t lock;

lock variable

pthread\_mutex\_lock(&lock);
pthread\_mutex\_unlock(&lock);

(implementation on next slide)

 $18.11.2020\ \cdot\ 63$ 



#### IT UNIVERSITY OF COPENHAGEN

#### **Conditional Variables**

```
// safely examine the condition, prevent other threads from
// altering it
pthread_mutex_lock (&lock);
while ( SOME-CONDITION is false)
    pthread_cond_wait (&cond, &lock);
// Do whatever you need to do when condition becomes true
do_stuff();
pthread_mutex_unlock (&lock);
```

// ensure we have exclusive access to whathever comprises the condition
pthread\_mutex\_lock (&lock);

```
ALTER-CONDITION
```

// Wakeup at least one of the threads that are waiting on the condition (if any)
pthread\_cond\_signal (&cond);

```
// allow others to proceed
pthread_mutex_unlock (&lock)
```

*pthread\_cond\_broadcast*() function shall unblock all threads currently blocked on the specified condition variable *cond*.

#### IT UNIVERSITY OF COPENHAGEN

https://stackoverflow.com/questions/20772476/when-to-use-pthread-conditional-variables

#### Semaphore

- A semaphore is a flag that can be raised or lowered in one step.
- Semaphores were flags that railroad engineers would use when entering a shared track.



For more see Edsger W. Dijkstra: Cooperating sequential processes.



#### Semaphore

- Semaphore <u>restricts the **number**</u> of simultaneous threads accessing a shared resource.
  - Semaphore = counter + mutex + wait\_queue
- For a binary semaphore (= mutex + conditional variable)
  - wait() and signal() can be thought of as lock() and unlock()
  - Calls to lock() when the semaphore is already locked cause the thread to block.
- Pitfalls:
  - Must "bind" semaphores to particular objects; must remember to unlock correctly
  - Mutex can only be unlocked by thread that locked it, semaphore can be signaled from any thread => used for synchronization.

#### Semaphore

#include <semaphore.h>

#### DESCRIPTION

The *<semaphore.h>* header defines the **sem\_t** type, used in performing semaphore operations. The semaphore may be implemented using a file descriptor, in which case applications are able to open up at least a total of OPEN\_MAX files and semaphores.

The symbol SEM\_FAILED is defined (see <u>sem\_open()</u>).

The following are declared as functions and may also be declared as macros. Function prototypes must be provided for use with an ISO C compiler.

```
sem close(sem t *);
int
       sem destroy(sem t *);
int
int
       sem getvalue(sem t *, int *);
       sem init(sem t *, int, unsigned int);
int
sem t *sem open(const char *, int, ...);
int
       sem post(sem t *);
       sem trywait(sem t *);
int
       sem unlink(const char *);
int
int
       sem wait(sem t *);
```

### Take-Aways

Concurrent Programming is a **necessity** on today's hardware.

Concurrency is **not** a first-class citizen in C; as opposed to languages based on communicating sequential processes (e.g., golang), actor languages (e.g., erlang).

Concurrency in C is based on **multi-threading**.

Communication necessary across threads:

• message passing, shared memory.

Classical problems of concurrent programs:

• races, deadlocks, starvation.

Synchronization primitives needed to avoid problems in concurrent programs:

• mutex, semaphore, conditional variable.

Synchronization primitives require hardware support:

• fetch-and-add, compare-and-swap, test-and-set, memory-barrier.

Other important concepts:

• reentrant, memory model, cache coherence, bus locking, thrashing, critical section

#### IT UNIVERSITY OF COPENHAGEN

### Further reading

intel section 8.1 (quite opaque)

#### Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual

Volume 3A: System Programming Guide, Part 1

NOTE: The Intel<sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual consists of ten volumes: Basic Architecture, Order Number 253665; Instruction Set Reference A-L, Order Number 253666; Instruction Set Reference M-U, Order Number 253667; Instruction Set Reference V-Z, Order Number 326018: Instruction Set Reference, Order Number 334569; System Programming Guide, Part 1, Order Number 253668; System Programming Guide, Part 2, Order Number 253669; System Programming Guide, Part 3, Order Number 326019; System Programming Guide, Part 4, Order Number 332831; Model-Specific Registers, Order Number 335592, Refer to all ten volumes when evaluating your design needs.

#### Useful blogs etc.:

https://fgiesen.wordpress.com/2014/08/18/atomics-and-contention/ https://www.internalpointers.com/post/understanding-memory-ordering https://preshing.com/20120930/weak-vs-strong-memory-models/





https://mirrors.edge.kernel.org/pub/linux/kernel/people/paulmck/perfbook/perfbook.html