<0 -uef strogn th\* · his his Struct 1.nt 30 Scepsprvector3 31 ScePsprvector3 32 33 node: float L} BALLOONDAT; DOST 34 sbut (3); 35 sente Static BALLOONDAT. 36 t: static ScePspFVectora 37 static ScePspFVector3 38 balloon; sphere(28); 39 extern. pote[20]; void DrawSphere(ScePspFVector3 \*arroy,flest r); 40 extern. void DrawPole(ScePspFVector3 \*arrey, floet r); 41 42 void init\_balloon(void) 43 早 { 44 int. 1; 45 balloon.mode= 46 **Operating Systems and C** balloon.pos.> 47 balloon.pos.) 48 balloon.pos.; balloon.t=0.( Fall 2022, Performance-Track 49 balloon.scnt. 50 51 for (1=0; 1< 7. Program Optimization 52 balloon. 53 印. balloon. balloon. 54 55 void draw\_balloon(void) 56 57 Es SCEPSPFVector3 vec; pFvector<sup>3</sup>, With slides from Bryant and O'Hallaron 58 59 07.10.2020 · 1 60 E14

# Outline

#### Overview

- Optimizations
  - Code motion/precomputation
  - Strength reduction
  - Sharing of common subexpressions
  - Removing unnecessary procedure calls
- **Optimization Blockers** 
  - Procedure calls
  - Memory aliasing

#### **Exploiting Instruction-Level Parallelism**

**Dealing with Conditionals** 

- what optimizations does the compiler do?
- how can I structure my program to have impact on what instructions the compiler will generate?

perflab is all about this. get 2 fs, naive implementation. must improve.trial and error. must understand architecture, and what compiler can do. how to program so compiler can generate code that is more efficient (avoids pitfalls)

issues that compiler faces.


we see that processor does actually not do instruction at a time. runs multiple instructions in parallel. there are ways to leverage this.

avoid branch misprediction

# **Performance Realities**

#### There's more to performance than asymptotic complexity

Constant factors matter too!



big-O, etc.

- Easily see 10:1 performance range depending on how code is written
- Must optimize at multiple levels:
- algorithm, data representations, procedures, and loops
- Must understand system to optimize performance
  - How programs are **compiled** and **executed**
  - How modern processors + memory systems operate
  - How to measure program **performance** and identify **bottlenecks**
  - How to improve performance without destroying code **modularity** and **generality**

# **Optimizing Compilers**

- Provide efficient mapping of program to machine
  - register allocation
  - code selection and ordering (scheduling)
  - dead code elimination
  - eliminating minor inefficiencies
- Don't (usually) improve asymptotic efficiency
  - up to programmer to select best overall algorithm
  - big-O savings are (often) more important than constant factors

#### but constant factors also matter

- Have difficulty overcoming "optimization blockers"
  - potential memory aliasing

IT UNIVERSITY OF COPENHAGEN

potential procedure side-effects

your task: implement alg. efficiently. compiler is your friend here! ("black box" to DS stud. SWU study them)

some optimizations explained in a bit



# Limitations of Optimizing Compilers

compiler is conservative

- Operate under fundamental constraint
  - Must not cause any change in program behavior
  - Except, possibly when program making use of nonstandard language features
    - Often prevents it from making optimizations that would only affect behavior under pathological conditions.
- Behavior that may be obvious to the programmer can be obfuscated by languages and coding styles
  - e.g., Data ranges may be more limited than variable types suggest
- Most analysis is performed only within procedures
  - Whole-program analysis is too expensive in most cases
  - Newer versions of GCC do interprocedural analysis within individual files
  - But, not between code in different files
- Most analysis is based only on *static* information
  - Compiler has difficulty anticipating run-time inputs
- When in doubt, the compiler must be conservative

despite this, compiler can help. example:

```
int junk ( int n ) {
    int k = 0;
    for (int i = 0; i <= n; i++){
        k += i;
    }
    return 4;
}</pre>
```

# Evolving compilers



https://gcc.gnu.org/onlinedocs/gcc/Optimize-Options.html

no optimization by default. pick right optimization in make file. tradeoff between performance and binary size. O2 strongly recommended.

#### Compiler Optimizations - LTO (Link Time Optimization)

- Traditional compilation looks at one file at a time
- Link Time Optimization looks across a whole program
- This can enable new optimization opportunities
- LTO is used to build production software such as the Mozilla Firefox Platform

https://gcc.gnu.org/onlinedocs/gccint/LTO-Overview.html#LTO-Overview

# Outline

Overview

#### Optimizations


Code motion/precomputation Strength reduction Sharing of common subexpressions Removing unnecessary procedure calls **Optimization Blockers** Procedure calls Memory aliasing **Exploiting Instruction-Level Parallelism Dealing with Conditionals** 

# Generally Useful Optimizations


Optimizations that you, or the compiler, should do regardless of processor / compiler

#### Code Motion

- Reduce frequency with which computation is performed
- If it will always produce same result
- Especially moving code out of loop



### Compiler-Generated Code Motion (-01)




# **Reduction in Strength**

IT UNIVERSITY OF COPENHAGEN

- Replace costly operation with simpler one
- Shift, add instead of multiply or divide

 $16 \times x - ->x << 4$ 

- Utility machine dependent
- Depends on cost of multiply or divide instruction
  - On Intel Nehalem, integer multiply requires 3 CPU cycles
- Recognize sequence of products



(think of multiplication as a sequence of additions)

shift (1 cycle) is way more efficient than multiplication (3 cycles)


# Share Common Subexpressions

- Reuse portions of expressions
- GCC will do this with –01

```
/* Sum neighbors of i,j */
up = val[(i-1)*n + j ];
down = val[(i+1)*n + j ];
left = val[i*n + j-1];
right = val[i*n + j+1];
sum = up + down + left +
```

right;

3 multiplications: i\*n, (i-1)\*n, (i+1)\*n



right;

1 multiplication: i\*n

leaq	1(%rs:	i), %rax	#	i+1
leaq	-1(%rs	si), %r8	#	i-1
imulq	%rcx,	%rsi	#	i*n
imulq	%rcx,	%rax	#	(i+1)*n
imulq	%rcx,	%r8	#	(i-1)*n
addq	%rdx,	%rsi	#	i*n+j
addq	%rdx,	%rax	#	
(i+1)*1	n+j			
addq	%rdx,	%r8	#	
<u>(i-1)</u>	n+j			

imulo	1	%rcx,	%rsi # i*n	
addq	%rdx,	%rsi	# i*n+j	
			# i*n+j	
			# i*n+j-n	
leaq	(%rsi	,%rcx)	), %rcx # i*n+j+n	

# Outline

Overview **Optimizations** Code motion/precomputation Strength reduction Sharing of common subexpressions Removing unnecessary procedure calls **Optimization Blockers** Procedure calls Memory aliasing **Exploiting Instruction-Level Parallelism Dealing with Conditionals** 

### Optimization Blocker #1: Procedure Calls


#### Procedure to Convert String to Lower Case

```
void lower(char *s)
 size t i;
  for (i = 0; i < strlen(s); i++)
    if (s[i] \ge 'A' \&\& s[i] \le 'Z')
      s[i] -= ('A' - 'a');
   void lower(char *s)
     size t i;
     size t len = strlen(s);
     for (i = 0; i < strlen(s); i++)
```


if (s[i] >= 'A' && s[i] <= 'Z') s[i] -= ('A' - 'a');

#### Lower Case Conversion Performance

- Time quadruples when double string length
- Quadratic performance



# Calling Strlen



strlen performance

Only way to determine length of string is to scan its entire length, looking for null character.

Overall performance, string of length N

```
N calls to strlen
```

```
Require times N, N-1, N-2, ..., 1
```

Overall O(N<sup>2</sup>) performance

# **Improving Performance**


```
void lower2(char *s)
{
    size_t i;
    size_t len = strlen(s);
    for (i = 0; i < len; i++)
        if (s[i] >= 'A' && s[i] <= 'Z')
            s[i] -= ('A' - 'a');
}</pre>
```

Move call to strlen outside of loop

Since result does not change from one iteration to another Form of code motion

#### Lower Case Conversion Performance

- Time doubles when double string length
- Linear performance of lower2



### **Optimization Blocker: Procedure Calls**

 Compiler won't move strlen out of inner loop. Why won't it?

Procedure may have side effects

- Alters global state each time called

Function may not return same value for given arguments

- Depends on other parts of global state
- Procedure lower could interact with strlen
- Warning:

Compiler treats procedure call as a black box Weak optimizations near them

Remedies:

Use of inline functions

- GCC does this with -O1


Within single file

Do your own code motion

```
size_t lencnt = 0;
size_t strlen(const char *s)
{
    size_t length = 0;
    while (*s != '\0') {
      s++; length++;
    }
    lencnt += length;
    return length;
}
```

## **Memory Matters**


IT UNIVERSITY OF COPENHAGEN



- Code updates b<sup>in</sup>[i].<sup>L4</sup>
   <sup>bn</sup>
   <sup>in</sup>
   <sup>in</sup>
- Why couldn't compiler optimize this away?


why doesn't the compiler keep the intermediate results in a register, and write register to mem when done? (would be 100x faster)

## **Memory Aliasing**



- Code updates b [i] on every iteration
- Must consider possibility that these updates will affect program behavior

### Removing Aliasing



Now val cannot be an alias for cells in a. (in inner loop) No need to store intermediate results

## **Optimization Blocker: Memory Aliasing**

#### Aliasing

- Two different memory references specify single location
- Easy to have happen in C
  - Since allowed to do address arithmetic
  - Direct access to storage structures
- Get in habit of introducing **local variables** 
  - Accumulating within loops
  - Your way of telling compiler not to check for aliasing

# Outline

Overview **Optimizations** Code motion/precomputation Strength reduction Sharing of common subexpressions Removing unnecessary procedure calls **Optimization Blockers Procedure calls** Memory aliasing **Exploiting Instruction-Level Parallelism Dealing with Conditionals** 


# Exploiting Instruction-Level Parallelism

CPUs are in fact not "1 instruction at a time" interpreters as we introduced them

- Need general understanding of modern processor design
  - Hardware can execute multiple instructions in parallel
- Performance limited by data dependencies
- Simple transformations can yield dramatic performance improvement

Compilers often cannot make these transformations Lack of associativity and distributivity in floating-point arithmetic

## Benchmark Example: Data Type for Vectors



just points to a data t, not an array thereof.

## **Benchmark Computation**

```
typedef vec* vec_ptr;
void combinel(vec_ptr v, data_t *dest)
{
    long int i;
    *dest = IDENT;
    for (i = 0; i < vec_length(v); i++) {
        data_t val;
        get_vec_element(v, i, &val);
        *dest = *dest OP val;
    }
</pre>
```

in benchmark: compute **sum** or **product** of vector elements

Data Types

#### Operations

Use different declarations for data\_t

```
int
```

IT UNIVERSITY OF COPENHAGEN

long

float

double

Use different definitions of OP and IDENT

### **Benchmark Performance**

OF COPENHAGEN

```
void combine1(vec_ptr v, data_t *dest)
{
    long int i;
    *dest = IDENT;
    for (i = 0; i < vec_length(v); i++) {
        data_t val;
        get_vec_element(v, i, &val);
        *dest = *dest OP val;
    }
}</pre>
```

Compute sum or product of vector elements

Method	Inte	ger	Double FP		
Operation	Add Mult		Add	Mult	
Combine1 unoptimized	22.68	20.02	19.98	20.18	
Combine1 –01	10.12	10.12	10.17	11.14	

twice as fast

## **Basic Optimizations**

IT UNIVERSITY OF COPENHAGEN

let's apply the optimizations thatwe've learned about so far.(help the compiler help us)

```
void combine4(vec_ptr v, data_t *dest)
{
    long i;
    long length = vec_length(v);
    data_t *d = get_vec_start(v);
    data_t t = IDENT;
    for (i = 0; i < length; i++)
       t = t OP d[i];
    *dest = t;
}</pre>
```

- Move vec\_length out of loop
- Avoid bounds check on each cycle
- Accumulate in temporary

# Effect of Basic Optimizations

```
void combine4(vec_ptr v, data_t *dest)
{
    long i;
    long length = vec_length(v);
    data_t *d = get_vec_start(v);
    data_t t = IDENT;
    for (i = 0; i < length; i++)
       t = t OP d[i];
    *dest = t;
}</pre>
```

Method	Integer		Double FP		
Operation	Add Mult		Add	Mult	
Combine1 –01	10.12	10.12	10.17	11.14	
Combine4	1.27	3.01	3.01	5.01	

order of magnitude on top of previous improvement! (this really pays off!)


IT UNIVERSITY OF COPENHAGEN

### Eliminates sources of overhead in loop


if we can do more than 1 op at a time, then we can go below "1 op per element in sequence" time.

# Cycles Per Element (CPE)

- Convenient way to express performance of program that operates on vectors or lists
- Length = n
- In our case: CPE = cycles per OP
- T = CPE\*n + Overhead
  - CPE is slope of line



## Modern CPU Design




front end accesses L2 cache.

**back end** accesses L1 cache, and if necessary L2 cache.

execution engine reorders & schedules instructions (to different ports. ports = how many micro-operations at the same time. each instruction is 1+ micro-operation. recent version of ARM processor has 4 ports)

each port is pipelined (stages).



Definition: A superscalar processor can issue and execute *multiple instructions in one cycle*. The instructions are retrieved from a sequential instruction stream and are usually scheduled dynamically.


not necessarily executed in order.

Benefit: without programming effort, superscalar processor can take advantage of the *instruction level parallelism* that most programs have

Most modern CPUs are superscalar. Intel: since Pentium (1993)

# Pipelined Functional Units

```
long mult_eg(long a, long b, long c) {
    long p1 = a*b;
    long p2 = a*c;
    long p3 = p1 * p2;
    return p3;
}
```



	Time						
	1	2	3	4	5	6	7
Stage 1	a*b	a*c			p1*p2		
Stage 2		a*b	a*c			p1*p2	
Stage 3			a*b	a*c			p1*p2

example w/ 3-stage pipelines.

- Divide computation into stages
- Pass partial computations from stage to stage
- Stage i can start on new computation once values passed to i+1
  - E.g., complete 3 multiplications in 7 cycles, even though each requires 3 cycles

### Cos CPU

<pre>     wilr@cos: ~ </pre>	
└► lscpu	
Architecture:	x86_64
CPU op-mode(s):	32-bit, 64-bit
Byte Order:	Little Endian
Address sizes:	42 bits physical, 48 bits virtual
CPU(s):	8
On-line CPU(s) list:	0-7
Thread(s) per core:	1
Core(s) per socket:	4
Socket(s):	2
NUMA node(s):	1
Vendor ID:	GenuineIntel
CPU family:	6
Model:	63
Model name:	Intel(R) Xeon(R) CPU E5-2670 v3 @ 2.30GHz


**Product Collection** 

Intel<sup>®</sup> Xeon<sup>®</sup> Processor E5 v4 Family

Code Name

Products formerly Broadwell

# Sandy Bridge Pipelines



IT UNIVERSITY OF COPENHAGEN

	Sandy Bridge						
Instruction	Measurements						
	Uops 🔶		Ports	÷			
BASE							
<u>ADD (AL, 0)</u>	1/1	<u>1*p015</u>					
<u>ADD (AL, 18)</u>	1/1	<u>1*p015</u>					
<u>ADD (AX, I16)</u>	1/1	<u>1*p015</u>					
<u>ADD (EAX, I32)</u>	1/1	<u>1*p015</u>					
<u>ADD (M16, 0)</u>	2/4	<u>1*p015+2*p23+1*p4</u>					
<u>ADD (M16, 116)</u>	<u>2/4</u>	<u>1*p015+2*p23+1*p4</u>					
<u>ADD (M16, I8)</u>	<u>2/4</u>	<u>1*p015+2*p23+1*p4</u>	4 micro-operations,				
<u>ADD (M16, R16)</u>	2/4	<u>1*p015+2*p23+1*p4</u>	executed in parallel.	J			
<u>ADD (M32, 0)</u>	2/4	<u>1*p015+2*p23+1*p4</u>					
<u>ADD (M32, 132)</u>	2/4	<u>1*p015+2*p23+1*p4</u>					
<u>ADD (M32, 18)</u>	2/4	<u>1*p015+2*p23+1*p4</u>					
<u>ADD (M32, R32)</u>	2/4	<u>1*p015+2*p23+1*p4</u>					
<u>ADD (M64, 0)</u>	2/4	<u>1*p015+2*p23+1*p4</u>					
<u>ADD (M64, 132)</u>	<u>2/4</u>	<u>1*p015+2*p23+1*p4</u>					
<u>ADD (M64, 18)</u>	2/4	<u>1*p015+2*p23+1*p4</u>					
<u>ADD (M64, R64)</u>	2/4	<u>1*p015+2*p23+1*p4</u>					
<u>ADD (M8, 0)</u>	<u>2/4</u>	<u>1*p015+2*p23+1*p4</u>					
<u>ADD (M8, 18)</u>	2/4	<u>1*p015+2*p23+1*p4</u>					

https://uops.info/table.html?search=ADD&cb\_uops=on&cb\_ports=on&cb\_SNB=on&cb\_measurements=on&cb\_base=on

### x86-64 Compilation of Combine4


#### Inner Loop (Case: Integer Multiply)

.L519:	# Loop:
imul	l (%rax,%rdx,4), %ecx
addq	\$1, %rdx
cmpq	<pre>%rdx, %rbp # Compare length:i</pre>
ja	.L519 # If >, goto Loop

Method	Inte	ger	Double FP		
Operation	Add	Mult	Add	Mult	
Combine4	1.27	3.01	3.01	5.01	
Latency Bound	1.00	3.00	3.00	5.00	

we are already pretty close to theoretical bound w/o using pipelining. can we get closer?

## Combine4 = Serial Computation (OP = \*)




IT UNIVERSITY OF COPENHAGEN

w/o pipelining: serial. how to do better? loop unrolling.

# Loop Unrolling (2x1)

IT UNIVERSITY OF COPENHAGEN

we give the CPU opportunity to run ops in parallel...



Perform 2x more useful work per iteration

# Effect of Loop Unrolling


Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Unroll 2x1	1.01	3.01	3.01	5.01
Latency Bound	1.00	3.00	3.00	5.00

Helps integer add

x = (x OP d[i]) OP d[i+1];


Achieves latency bound

#### Loop Unrolling with Reassociation (2x1a)



Can this change the result of the computation? Yes, for FP. *Why*?


## **Effect of Reassociation**



#### **Reassociated Computation**

sequential dependency broken; can do more things at the same time.

#### x = x OP (d[i] OP d[i+1]);




#### What changed:

Ops in the next iteration can be started early (no dependency)

#### **Overall Performance**

N elements, D cycles latency/op (N/2+1)\*D cycles: CPE = D/2

### Loop Unrolling with Separate Accumulators (2x2)



Different form of reassociation

### Effect of Separate Accumulators

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	1.27	3.01	3.01	5.01
Unroll 2x1	1.01	3.01	3.01	5.01
Unroll 2x1a	1.01	1.51	1.51	2.51
Unroll 2x2	0.81	1.51	1.51	2.51
Latency Bound	1.00	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50


Int + makes use of two load units

x0 = x0 OP d[i]; x1 = x1 OP d[i+1];

2x speedup (over unroll2) for Int \*, FP +, FP \*

#### Separate Accumulators

x0	=	x0	OP	d[i];
x1	=	x1	OP	d[i+1];



#### What changed:

 Two independent "streams" of operations

#### Overall Performance

- N elements, D cycles latency/op
- Should be (N/2+1)\*D cycles:
   CPE = D/2
- CPE matches prediction!

#### What Now?

# **Unrolling & Accumulating**

#### Idea

Can unroll to any degree L Can accumulate K results in parallel L must be multiple of K

how many ops at a time depends on the ops (how parallelizable), and number of ports (resources).

Limitations

**Diminishing returns** 

Cannot go beyond throughput limitations of # ports

Large overhead for short lengths

Finish off iterations sequentially

## Achievable Performance


Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Best	0.54	1.01	1.01	0.52
Latency Bound	1.00	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50

Limited only by throughput of functional units Up to **42X improvement** over original, unoptimized code

#### Programming with AVX2

#### **YMM Registers**

- 16 total, each 32 bytes
- 32 single-byte integers



1 single-precision float




1 double-precision float




SIMD - single instruction multiple data

## SIMD Operations



add whole vectors.

SIMD Operations: Double Precision



## **Using Vector Instructions**

IT UNIVERSITY OF COPENHAGEN

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Scalar Best	0.54	1.01	1.01	0.52
Vector Best	0.06	0.24	0.25	0.16
Latency Bound	0.50	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50
Vec Throughput Bound	0.06	0.12	0.25	0.12

#### **Make use of AVX Instructions**

another order of magnitude improvement

Parallel operations on multiple data elements

See <u>Web Aside OPT:SIMD</u> on CS:APP web page

http://csapp.cs.cmu.edu/3e/waside/waside-simd.pdf

## Outline


Overview **Optimizations** Code motion/precomputation Strength reduction Sharing of common subexpressions Removing unnecessary procedure calls **Optimization Blockers** Procedure calls Memory aliasing **Exploiting Instruction-Level Parallelism Dealing with Conditionals** 

## What About Branches?

#### Challenge


IT UNIVERSITY OF COPENHAGEN

Instruction Control Unit must work well ahead of Execution Unit to generate enough operations to keep EU busy



When encounters conditional branch, cannot reliably determine where to continue fetching

#### Modern CPU Design




#### **Branch Outcomes**

"look, you are going through a loop. so I am going to guess 'true', and prefetch"

When encounter conditional branch, cannot determine where to continue fetching

- Branch Taken: Transfer control to branch target
- Branch Not-Taken: Continue with next instruction in sequence

Cannot resolve until outcome determined by branch/integer unit



#### **Branch Prediction**


IT UNIVERSITY OF COPENHAGEN

Idea


Guess which way branch will go

Begin executing instructions at predicted position


- But don't actually modify register or memory data




## Branch Prediction Through Loop



## **Branch Misprediction Invalidation**



## **Branch Misprediction Recovery**



#### Performance Cost

- Multiple clock cycles on modern processor
- Can be a major performance limiter

## Take-Aways

- Leverage good compiler and flags
- Don't do anything stupid
   Watch out for hidden algorithmic inefficiencies
   Write compiler-friendly code
  - Watch out for optimization blockers: procedure calls & memory references

Look carefully at innermost loops (where most work is done)

Tune code for machine

Exploit instruction-level parallelism

Avoid unpredictable branches

Make code cache friendly (see last week => <a href="https://www.blocking">blocking</a>)