

## Outline

## Overview <br> Optimizations

Code motion/precomputation
Strength reduction
Sharing of common subexpressions
Removing unnecessary procedure calls

## Optimization Blockers

issues that compiler faces.
Procedure calls
Memory aliasing

## Exploiting Instruction-Level Parallelism

> we see that processor does actually not do instruction at a time. runs multiple instructions in parallel. there are ways to leverage this.

Dealing with Conditionals

## Performance Realities

There's more to performance than asymptotic complexity

- Constant factors matter too! order of magnitude
- Easily see 10:1 performance range depending on how code is written
- Must optimize at multiple levels:
- algorithm, data representations, procedures, and loops
- Must understand system to optimize performance
- How programs are compiled and executed
- How modern processors + memory systems operate
- How to measure program performance and identify bottlenecks
- How to improve performance without destroying code modularity and generality


## Optimizing Compilers

- Provide efficient mapping of program to machine
- register allocation
- code selection and ordering (scheduling)
- dead code elimination
- eliminating minor inefficiencies
- Don't (usually) improve asymptotic efficiency
- up to programmer to select best overall algorithm
- big-O savings are (often) more important than constant factors but constant factors also matter
- Have difficulty overcoming "optimization blockers"
- potential memory aliasing
- potential procedure side-effects


## Limitations of Optimizing Compilers

- Operate under fundamental constraint
- Must not cause any change in program behavior
- Except, possibly when program making use of nonstandard language features
- Often prevents it from making optimizations that would only affect behavior under pathological conditions.
- Behavior that may be obvious to the programmer can be obfuscated by languages and coding styles
- e.g., Data ranges may be more limited than variable types suggest
- Most analysis is performed only within procedures
- Whole-program analysis is too expensive in most cases
- Newer versions of GCC do interprocedural analysis within individual files
- But, not between code in different files
- Most analysis is based only on static information
- Compiler has difficulty anticipating run-time inputs
- When in doubt, the compiler must be conservative
despite this, compiler can help. example:

```
int junk ( int n )
    int k = 0;
    for (int i = 0; i <= n; i++){
        k += i;
    return 4;
```


## Evolving compilers

## no optimization by default. pick right optimization in make file. <br> tradeoff between performance and binary size. <br> O2 strongly recommended.

## Compiler Optimizations - LTO

## (Link Time Optimization)

- Traditional compilation looks at one file at a time
- Link Time Optimization looks across a whole program
- This can enable new optimization opportunities
- LTO is used to build production software such as the Mozilla Firefox Platform
https://gcc.gnu.org/onlinedocs/gccint/LTO-Overview.html\#LTO-Overview


## Outline

## Overview

## Optimizations

Code motion/precomputation
Strength reduction
Sharing of common subexpressions
Removing unnecessary procedure calls
Optimization Blockers
Procedure calls
Memory aliasing
Exploiting Instruction-Level Parallelism
Dealing with Conditionals

## Generally Useful Optimizations

- Optimizations that you, or the compiler, should do regardless of processor / compiler
- Code Motion
- Reduce frequency with which computation is performed
- If it will always produce same result
- Especially moving code out of loop

```
i: row index n: row length
```

void set_row(double *a, double
*b,
long i, long n)
\{
long j;
for (j $=0$; $j<n$; $j++$ )
$a[n * i+j]=b[j]$;

## Compiler-Generated Code Motion (-01)

```
void set_row(double *a, double
*b,
    long i, long n)
    long j;
    for (j = 0; j < n; j++)
        a[n*i+j] = b[j];
{
```

```
set_row:
    testq %rcx, %rcx
    jle
    imulq
    leaq (%rdi,%rdx,8), %rdx
    movl
.L3:
    movsd (%rsi,%rax,8), %xmm0
    movsd %xmm0, (%rdx,%rax,8)
j*8] = t
    addq
    cmpq %rcx, %rax
                $1, %rax
    cmpq %rcx, %rax
                            .L3
                                .L1
    %rcx, %rdx
                            $0, %eax
# Test n
# If 0, goto done
# ni = n*i
# rowp = A + ni*8
# j = 0
# loop:
# t = b[j]
    %xmm0, (%rdx,%rax,8)
    # M[A+ni*8 +
# j++
# j:n
    jne
# if !=, goto loop
# done:
.L1:
```

7
for $(j=0 ; j<n ; j++) \quad$ compiler

```
long j;
```

long j;
long ni = n*i;
long ni = n*i;
double *rowp = a+ni;
double *rowp = a+ni;
*rowp++ = b[j];

```
    *rowp++ = b[j];
```



## Reduction in Strength

- Replace costly operation with simpler one
- Shift, add instead of multiply or divide

$$
16^{*} x-->x \ll 4
$$

- Utility machine dependent
- Depends on cost of multiply or divide instruction
- On Intel Nehalem, integer multiply requires 3 CPU cycles
- Recognize sequence of products



## Share Common Subexpressions

- Reuse portions of expressions
- GCC will do this with -01

```
/* Sum neighbors of i,j */
```

/* Sum neighbors of i,j */
up = val[(i-1)*n + j ];
up = val[(i-1)*n + j ];
down = val[(i+1)*n + j ];
down = val[(i+1)*n + j ];
left = val[i*n + j-1];
left = val[i*n + j-1];
right = val[i*n + j+1];
right = val[i*n + j+1];
sum = up + down + left +
sum = up + down + left +
3 multiplications: $i^{*} n,(i-1)^{*} n,(i+1)^{*} n$

```
```

long inj = i*n + j;
up = val[inj - n];
down = val[inj + n];
left = val[inj - 1];
right = val[inj + 1];
sum = up + down + left +
1 multiplication: i*n

```
\begin{tabular}{|c|c|c|c|c|}
\hline leaq & 1 (\%rsi & ), \%rax & \# & i+1 \\
\hline leaq & -1 (\%rs & i), \%r8 & \# & i-1 \\
\hline imulq & \%rcx, & \%rsi & \# & i*n \\
\hline imulq & \%rcx, & \%rax & \# & \((i+1) * n\) \\
\hline imulq & \%rcx, & \%r8 & \# & \((i-1) * n\) \\
\hline addq & \%rdx, & \%rsi & \# & i*n+j \\
\hline addq & \%rdx, & \%rax & \# & \\
\hline \multicolumn{5}{|l|}{\((i+1) * n+j\)} \\
\hline addq & \% rdx , & \(\stackrel{\circ}{\circ} 8\) & \# & \\
\hline
\end{tabular}
```

imulq %rcx, %rsi \# i*n
addq %rdx, %rsi \# i*n+j
movq %rsi, %rax \# i*n+j
subq %rcx, %rax \# i*n+j-n
leaq (%rsi,%rcx), %rcx \# i*n+j+n

```

\section*{Outline}

\section*{Overview}

\section*{Optimizations}

Code motion/precomputation
Strength reduction
Sharing of common subexpressions
Removing unnecessary procedure calls

\section*{Optimization Blockers}

Procedure calls
Memory aliasing
Exploiting Instruction-Level Parallelism
Dealing with Conditionals

\section*{Optimization Blocker \#1: Procedure Calls}

\section*{Procedure to Convert String to Lower Case}


\section*{Lower Case Conversion Performance}
- Time quadruples when double string length
- Quadratic performance


\section*{Calling Strlen}
```

/* My version of strlen */
size_t strlen(const char *s)
{
size_t length = 0;
while (*s != '\0') {
s++;
length++;
}
return length;
}

```
- strlen performance

Only way to determine length of string is to scan its entire length, looking for null character.
- Overall performance, string of length N

N calls to strlen
Require times \(\mathrm{N}, \mathrm{N}-1, \mathrm{~N}-2, \ldots, 1\)
Overall \(\mathrm{O}\left(\mathrm{N}^{2}\right)\) performance

\section*{Improving Performance}
```

void lower2(char *s)
{
size_t i;
size_t len = strlen(s);
for (i = 0; i < len; i++)
if (s[i] >= 'A' \&\& s[i] <= 'Z')
s[i] -= ('A' - 'a');
}

```

Move call to strlen outside of loop
Since result does not change from one iteration to another Form of code motion

\section*{Lower Case Conversion Performance}
- Time doubles when double string length
- Linear performance of lower2


\section*{Optimization Blocker: Procedure Calls}
- Compiler won't move strlen out of inner loop.

Why won't it?
Procedure may have side effects
- Alters global state each time called

Function may not return same value for given arguments
- Depends on other parts of global state
- Procedure lower could interact with strlen
- Warning:

Compiler treats procedure call as a black box
Weak optimizations near them
- Remedies:

Use of inline functions
- GCC does this with -O1

Within single file
Do your own code motion
```

size_t lencnt = 0;
size_t strlen(const char *s)
{
size_t length = 0;
while (*s != '\0') {
s++; length++;
}
lencnt += length;
return length;
}

```

\section*{Memory Matters}

- Code updates iñ [i] of on every iteration
- Why couldn't compiler optimize this away?
why doesn't the compiler keep the intermediate results in a register, and write register to mem when done? (would be 100x faster)

\section*{Memory Aliasing}
    for (i = 0; i < n; i++) {
    for (i = 0; i < n; i++) {
        b[i] = 0;
        b[i] = 0;
        for (j = 0; j < n; j++)
        for (j = 0; j < n; j++)
        b[i] += a[i*n + j];
        b[i] += a[i*n + j];
    \}

Value of B:


```

double A[9] =
{ 0, 1, 2,
4, 8, 16,
32, 64, 128};
double *B = A+3;
sum_rows1(A, B, 3);

```

Q: first suppose we had
        double \(B[3]=\{42,42,42\}\);
what are final values in \(B\) ?
    final: [3, 28, 224]
- Code updates b [ i ] on every iteration
- Must consider possibility that

\section*{Removing Aliasing}
```

/* Sum rows of n X n matrix a
and store in vector b */
void sum_rows2(double *a, double *b, long n)
long i, j;
for (i = 0; i < n; i++) {
double val = 0;
for (j = 0; j < n; j++)
val += a[i*n + j];
b[i] = val;
\}

```
Value of B:

Value of B:
init: \([4,8,16]\)
i \(=0: \quad[3,8,16]\)

```


# sum_rows2 inner loop

.L10:
addsd (%rdi), %xmm0 \# FP load + add
addq \$8, %rdi
cmpq %rax, %rdi
jne
.L10

```

Now val cannot be an alias for cells in a. (in inner loop)
No need to store intermediate results

\section*{Optimization Blocker: Memory Aliasing}

\section*{Aliasing}

Two different memory references specify single location Easy to have happen in C
- Since allowed to do address arithmetic
- Direct access to storage structures

Get in habit of introducing local variables
- Accumulating within loops
- Your way of telling compiler not to check for aliasing

\section*{Outline}

\section*{Overview}

\section*{Optimizations}

Code motion/precomputation
Strength reduction
Sharing of common subexpressions
Removing unnecessary procedure calls
Optimization Blockers
Procedure calls
Memory aliasing

\section*{Exploiting Instruction-Level Parallelism Dealing with Conditionals}

\section*{Exploiting Instruction-Level Parallelism}
- Need general understanding of modern processor design
Hardware can execute multiple instructions in parallel
- Performance limited by data dependencies
- Simple transformations can yield dramatic performance improvement
Compilers often cannot make these transformations
Lack of associativity and distributivity in floating-point arithmetic

\section*{Benchmark Example: Data Type for Vectors}
```

/* data structure for vectors */
typedef struct{
size_t len;
data_t *data;
} vec;

```

\section*{Data Types}

Use different declarations for
\(\qquad\)
int
long
float
double

intuition holds if data in a vec points to array of length len
```

/* retrieve vector element
and store at val */
int get_vec_element
(*vec v, size_t idx, data_t *val)
{
if (idx >= v->len)
return 0;
*val = v->data[idx];
return 1;
}

```

\section*{Benchmark Computation}
```

typedef vec* vec_ptr;
void combinel(vec_ptr v, data_t *dest)
{
long int i;
*dest = IDENT;
for (i = 0; i < vec_length(v); i++) {
data_t val;
get_vec_element(v, i, \&val);
*dest = *dest OP val;
}
}

```
in benchmark: compute sum or product of vector elements

Data Types
Use different declarations for data_t
int
long
float
double

Operations
Use different definitions of OP and IDENT
+ / 0
* / 1

\section*{Benchmark Performance}
```

void combinel(vec_ptr v, data_t *dest)
{
long int i;
*dest = IDENT;
for (i = 0; i < vec_length(v); i++) {
data_t val;
get_vec_element(v, i, \&val);
*dest = *dest OP val;
}
}

```
\begin{tabular}{|l|r|r|r|r|}
\hline Method & \multicolumn{2}{|c|}{ Integer } & \multicolumn{2}{|c|}{ Double FP } \\
\hline Operation & Add & Mult & Add & Mult \\
\hline \begin{tabular}{l} 
Combine1 \\
unoptimized
\end{tabular} & 22.68 & 20.02 & 19.98 & 20.18 \\
\hline Combine1 -01 & 10.12 & 10.12 & 10.17 & 11.14 \\
\hline
\end{tabular}

\section*{Basic Optimizations}
```

void combine4(vec_ptr v, data_t *dest)
{
long i;
long length = vec_length(v);
data_t *d = get_vec_start(v);
data_t t = IDENT;
for (i = 0; i < length; i++)
t = t OP d[i];
*dest = t;
}

```
- Move vec_length out of loop
- Avoid bounds check on each cycle
- Accumulate in temporary

\section*{Effect of Basic Optimizations}
```

void combine4(vec_ptr v, data_t *dest)
{
long i;
long length = vec_length(v);
data_t *d = get_vec_start(v);
data_t t = IDENT;
for (i = 0; i < length; i++)
t = t OP d[i];
*dest = t;
}

```
\begin{tabular}{|l|r|r|r|r|}
\hline Method & \multicolumn{2}{|c|}{ Integer } & \multicolumn{2}{c|}{ Double FP } \\
\hline Operation & Add & Mult & Add & Mult \\
\hline Combine1-01 & 10.12 & 10.12 & 10.17 & 11.14 \\
\hline Combine4 & 1.27 & 3.01 & 3.01 & 5.01 \\
\hline
\end{tabular}

\section*{Cycles Per Element (CPE)}
- Convenient way to express performance of program that operates on vectors or lists
- Length = n
- In our case: CPE = cycles per OP
- T = CPE*n + Overhead
- CPE is slope of line
example of how to present such a benchmark result:


\section*{Modern CPU Design}


\section*{front end}
accesses L2 cache.

\section*{back end}
accesses L1 cache, and if necessary L2 cache.

\section*{execution engine}
reorders \& schedules instructions (to different ports. ports = how many micro-operations at the same time. each instruction is \(1+\) micro-operation. recent version of ARM processor has 4 ports)
each port is pipelined (stages).


\section*{Superscalar Processor}

Definition: A superscalar processor can issue and execute multiple instructions in one cycle. The instructions are retrieved from a sequential instruction stream and are usually scheduled dynamically.
```

program instructions
not necessarily
executed in order.

```

Benefit: without programming effort, superscalar processor can take advantage of the instruction level parallelism that most programs have

Most modern CPUs are superscalar.
Intel: since Pentium (1993)

\section*{Pipelined Functional Units}
```

long mult_eg(long a, long b, long c) {
long p1 = a*b;
long p2 = a*c;
long p3 = p1 * p2;
return p3;
}

```


Time
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline Stage 1 & \(\mathrm{a} * \mathrm{~b}\) & \(\mathrm{a} * \mathrm{c}\) & & & \(\mathrm{p} 1 * \mathrm{p} 2\) & & \\
\hline Stage 2 & & \(\mathrm{a} * \mathrm{~b}\) & \(\mathrm{a} * \mathrm{c}\) & & & \(\mathrm{p} 1 * \mathrm{p} 2\) & \\
\hline Stage 3 & & & \(\mathrm{a} * \mathrm{~b}\) & \(\mathrm{a} * \mathrm{c}\) & & & \(\mathrm{p} 1 * \mathrm{p} 2\) \\
\hline
\end{tabular}

\footnotetext{
example w/
3 -stage pipelines.
}
- Divide computation into stages
- Pass partial computations from stage to stage
- Stage i can start on new computation once values passed to i+1
- E.g., complete 3 multiplications in 7 cycles, even though each requires 3 cycles

\section*{Cos CPU}
```

wilr@cos: ~
(> lscpu
Architecture: x86_64
CPU op-mode(s):
Byte Order:
Address sizes:
CPU(s):
On-line CPU(s) list:
32-bit, 64-bit
Little Endian
4 2 ~ b i t s ~ p h y s i c a l , ~ 4 8 ~ b i t s ~ v i r t u a l
8
Thread(s) per core: 1
0-7
Core(s) per socket: 4
Socket(s): 2
NUMA node(s): 1
Vendor ID:
GenuineIntel
CPU family:
6
Model: 63
Model name: Intel(R) Xeon(R) CPU E5-2670 v3 @ 2.30GHz

```

Product Collection
Code Name

Intel \({ }^{\ominus}\) Xeon \({ }^{\circledR}\) Processor E5 v4 Family
Products formerly Broadwell

\section*{Sandy Bridge \\ Pipelines}

Sandy Bridge
Instruction
4
Measurements
Uops \(\quad\) Ports
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{BASE} \\
\hline \(\underline{A D D}(\underline{A L}, \underline{0})\) & \(\underline{1} / \underline{1}\) & 1*p015 \\
\hline \(\underline{A D D}(\underline{A L}, 18)\) & \(\underline{1} / \underline{1}\) & 1*p015 \\
\hline \(\underline{\operatorname{ADD}}\) ( \(\mathrm{AX}, \underline{116}\) ) & \(\underline{1} / \underline{1}\) & 1*p015 \\
\hline ADD (EAX, I32). & \(\underline{1} / \underline{1}\) & 1*p015 \\
\hline \(\underline{\text { ADD }}(\underline{\text { M16, }}\) ) & \(\underline{2} / 4\) & 1*p015+2*p23+1*p4 \\
\hline ADD (M16, 116 ) & \(\underline{2} / 4\) & \[
1 * p 015+2 * p 23+1 * p 4
\] \\
\hline \(\underline{\text { ADD (M16, }}\) (8) & \(\underline{2} / 4\) & \(1^{*} \mathrm{p} 015+2^{*} \mathrm{p} 23+1^{*} \mathrm{p} 44\) micro-operations, \\
\hline \(\underline{\text { ADD ( }}\) (16, R16) & \(\underline{2} / 4\) & \begin{tabular}{l}
\[
1^{*} \mathrm{p} 015+2^{*} \mathrm{p} 23+1^{*} \mathrm{p} 4
\] \\
executed in parallel.
\end{tabular} \\
\hline ADD (M32, 0) & \(\underline{2} / 4\) & 1*p015+2*p23+1*p4 \\
\hline ADD (M32, I32). & \(\underline{2} / 4\) & \(1^{*} \mathrm{p} 015+2^{*} \mathrm{p} 23+1^{*} \mathrm{p} 4\) \\
\hline ADD (M32, 18) & \(\underline{2} / \underline{4}\) & 1*p015+2*p23+1*p4 \\
\hline ADD (M32, R32). & \(\underline{2} / \underline{4}\) & \(\underline{1 *} \mathrm{p} 015+2^{*} \mathrm{p} 23+1^{*} \mathrm{p} 4\) \\
\hline \(\underline{\text { ADD ( }}\) ( 64,0 ) & \(\underline{2} / 4\) & 1*p015+2*p23+1*p4 \\
\hline ADD (M64, 132). & \(\underline{2} / 4\) & \(\underline{1 *} \mathrm{p} 015+2^{*} \mathrm{p} 23+1^{*} \mathrm{p} 4\) \\
\hline \(\underline{A D D}(\underline{M 64,18)}\) & \(\underline{2} / 4\) & \(\underline{1 *} \mathrm{p} 015+2^{*} \mathrm{p} 23+1^{*} \mathrm{p} 4\) \\
\hline ADD (M64, R64). & \(\underline{2} / 4\) & \(\underline{1 *} \mathrm{p} 015+2^{*} \mathrm{p} 23+1^{*} \mathrm{p} 4\) \\
\hline ADD (M8, O) & \(\underline{2} / 4\) & \(\underline{1 *} \mathrm{p} 015+2^{*} \mathrm{p} 23+1^{*} \mathrm{p} 4\) \\
\hline ADD (M8, 18) & \(\underline{2} / 4\) & 1*p015+2*p23+1*p4 \\
\hline  & ○.. &  \\
\hline
\end{tabular}
https://uops.info/table.html?search=ADD\&cb_uops=on\&cb_ports=on\&cb_SNB=on\&cb_measurements=on\&cb_base=on

\section*{x86-64 Compilation of Combine4}

\section*{Inner Loop (Case: Integer Multiply)}
```

.L519: \# Loop:
imull (%rax,%rdx,4), %ecx \# t = t * d[i]
addq \$1, %rdx \# i++
cmpq %rdx, %rbp \# Compare length:i
jg .L519 \# If >, goto Loop

```
\begin{tabular}{|l|r|r|r|r|}
\hline Method & \multicolumn{2}{|c|}{ Integer } & \multicolumn{2}{c|}{ Double FP } \\
\hline Operation & Add & Mult & Add & Mult \\
\hline Combine4 & 1.27 & 3.01 & 3.01 & 5.01 \\
\hline \begin{tabular}{l} 
Latency \\
Bound
\end{tabular} & 1.00 & 3.00 & 3.00 & 5.00 \\
\hline
\end{tabular}
we are already pretty close to theoretical bound w/o using pipelining. can we get closer?

\section*{Combine4 = Serial Computation (OP = *)}

Computation (length=8)
```

((((()((1 * d[0]) * d[1]) * d[2]) * d[3])

* d[4]) * d[5]) * d[6]) * d[7])

```

Sequential dependence
Performance: determined by latency of OP

\section*{Loop Unrolling (2x1)}
we give the CPU
opportunity to run ops in parallel..
```

void unroll2a_combine(vec_ptr v, data_t *dest)
{
long length = vec_length(v);
long limit = length-1;
data_t *d = get_vec_start(v);
data_t x = IDENT;
long i;
/* Combine 2 elements at a time */
for (i = 0; i < limit; i+=2) {
x = (x OP d[i]) OP d[i+1];
}
/* Finish any remaining elements */
for (; i < length; i++) {
x = x OP d[i];
}
*dest = x;
}

```

Perform 2x more useful work per iteration

\section*{Effect of Loop Unrolling}
\begin{tabular}{|l|r|r|r|r|}
\hline Method & \multicolumn{2}{|c|}{ Integer } & \multicolumn{2}{|c|}{ Double FP } \\
\hline Operation & Add & Mult & Add & Mult \\
\hline Combine4 & 1.27 & 3.01 & 3.01 & 5.01 \\
\hline \begin{tabular}{l} 
Unroll \(2 \times 1\)
\end{tabular} & 1.01 & 3.01 & 3.01 & 5.01 \\
\hline \begin{tabular}{l} 
Latency \\
Bound
\end{tabular} & 1.00 & 3.00 & 3.00 & 5.00 \\
\hline
\end{tabular}

Helps integer add
\[
x=(x \quad O P d[i]) O P d[i+1] ;
\]

Achieves latency bound

\section*{Loop Unrolling with Reassociation (2x1a)}
```

void unroll2aa_combine(vec_ptr v, data_t *dest)
sequential dependency.
{
long length = vec_length(v);
long limit = length-1;
data_t *d = get_vec_start(v);
data_t x = IDENT;
long i;
/* Combine 2 elements at a time */
for (i = 0; i < limit; i+=2) {
x = x OP (d[i] OP d[i+1]);
}
/* Finish any remaining elements */
for (; i < length; i++) {
x = x OP d[i];
} Compare to before
*dest = x;
x = (x OP d[i]) OP d[i+1];

```
let's break

Can this change the result of the computation?
Yes, for FP. Why?

\section*{Effect of Reassociation}
\begin{tabular}{|l|r|r|r|r|}
\hline Method & \multicolumn{2}{|c|}{ Integer } & \multicolumn{2}{|c|}{ Double FP } \\
\hline Operation & Add & Mult & Add & Mult \\
\hline Combine4 & 1.27 & 3.01 & 3.01 & 5.01 \\
\hline Unroll 2x1 & 1.01 & 3.01 & 3.01 & 5.01 \\
\hline Unroll 2x1a & 1.01 & 1.51 & 1.51 & 2.51 \\
\hline \begin{tabular}{l} 
Latency \\
Bound
\end{tabular} & 1.00 & 3.00 & 3.00 & 5.00 \\
\hline \begin{tabular}{l} 
Throughput \\
Bound
\end{tabular} & 0.50 & 1.00 & 1.00 & 0.50 \\
\hline
\end{tabular}
theoretical bound w/ parallelism taken into account (how many ports available, how many ports each instruction needs)

Nearly \(2 x\) speedup for Int *, FP +, FP * Reason: Breaks sequential dependency
\[
x=x \quad O P \quad(d[i] \quad O P \quad d[i+1]) ;
\]

Why is that? (next slide)

2 func. units for FP * 2 func. units for load

4 func. units for int +
2 func. units for load

\section*{Reassociated Computation}
```

x = x OP (d[i] OP d[i+1]);

```


\section*{What changed:}

Ops in the next iteration can be started early (no dependency)

\section*{Overall Performance}
\(N\) elements, D cycles latency/op
(N/2+1)*D cycles:
CPE = D/2

\section*{Loop Unrolling with Separate Accumulators (2x2)}
```

void unroll2a_combine(vec_ptr v, data_t *dest)
{
long length = vec_length(v);
long limit = length-1;
data_t *d = get_vec_start(v);
data_t x0 = IDENT;
data_t x1 = IDENT;
long i;
/* Combine 2 elements at a time */
for (i = 0; i < limit; i+=2) can do even better:
x1 = x1 OP d[i+1]; two accumulators.
}
(2 chains instead of 1)
/* Finish any remaining elements */
for (; i < length; i++) {
x0 = x0 OP d[i];
}
*dest = x0 OP x1;
}

```

Different form of reassociation

\section*{Effect of Separate Accumulators}
\begin{tabular}{|l|r|r|r|r|}
\hline Method & \multicolumn{2}{|c|}{ Integer } & \multicolumn{2}{c|}{ Double FP } \\
\hline Operation & Add & Mult & Add & Mult \\
\hline Combine4 & 1.27 & 3.01 & 3.01 & 5.01 \\
\hline Unroll \(2 x 1\) & 1.01 & 3.01 & 3.01 & 5.01 \\
\hline Unroll \(2 \times 1 \mathrm{a}\) & 1.01 & 1.51 & 1.51 & 2.51 \\
\hline Unroll \(2 \times 2\) & 0.81 & 1.51 & 1.51 & 2.51 \\
\hline Latency Bound & 1.00 & 3.00 & 3.00 & 5.00 \\
\hline Throughput Bound & 0.50 & 1.00 & 1.00 & 0.50 \\
\hline
\end{tabular}

Int + makes use of two load units
```

x0 = x0 OP d[i];
x1 = x1 OP d[i+1];

```
\(2 x\) speedup (over unroll2) for Int *, FP +, FP *

\section*{Separate Accumulators}
\[
\begin{aligned}
& x 0=x 0 \text { OP } d[i] ; \\
& x 1=x 1 \text { OP } d[i+1] ;
\end{aligned}
\]


■ What changed:
- Two independent "streams" of operations
- Overall Performance
- N elements, D cycles latency/op
- Should be (N/2+1)*D cycles:
CPE = D/2
- CPE matches prediction!

What Now?

\section*{Unrolling \& Accumulating}
- Idea

Can unroll to any degree \(L\)
Can accumulate K results in parallel
L must be multiple of K
how many ops at a time depends on the ops (how parallelizable), and number of ports (resources).
- Limitations

Diminishing returns
- Cannot go beyond throughput limitations of \# ports

Large overhead for short lengths
- Finish off iterations sequentially

\section*{Achievable Performance}
\begin{tabular}{|l|r|r|r|r|}
\hline Method & \multicolumn{2}{|c|}{ Integer } & \multicolumn{2}{c|}{ Double FP } \\
\hline Operation & Add & Mult & Add & Mult \\
\hline Best & 0.54 & 1.01 & 1.01 & 0.52 \\
\hline Latency Bound & 1.00 & 3.00 & 3.00 & 5.00 \\
\hline Throughput Bound & 0.50 & 1.00 & 1.00 & 0.50 \\
\hline
\end{tabular}

Limited only by throughput of functional units Up to 42X improvement over original, unoptimized code

\section*{Programming with AVX2}


\section*{SIMD Operations}

■ SIMD Operations: Single Precision
vaddsd \%ymm0, \%ymm1, \%ymm1

\%ymm0
\%ymm1
■ SIMD Operations: Double Precision


\section*{Using Vector Instructions}
\begin{tabular}{|l|r|r|r|r|}
\hline Method & \multicolumn{2}{|c|}{ Integer } & \multicolumn{2}{c|}{ Double FP } \\
\hline Operation & Add & Mult & Add & Mult \\
\hline Scalar Best & 0.54 & 1.01 & 1.01 & 0.52 \\
\hline Vector Best & 0.06 & 0.24 & 0.25 & 0.16 \\
\hline Latency Bound & 0.50 & 3.00 & 3.00 & 5.00 \\
\hline Throughput Bound & 0.50 & 1.00 & 1.00 & 0.50 \\
\hline \begin{tabular}{l} 
Vec Throughput \\
Bound
\end{tabular} & 0.06 & 0.12 & 0.25 & 0.12 \\
\hline
\end{tabular}

\section*{Make use of AVX Instructions}
another order of magnitude improvement

Parallel operations on multiple data elements
See Web Aside OPT:SIMD on CS:APP web page

\section*{Outline}

\section*{Overview}

\section*{Optimizations}

Code motion/precomputation
Strength reduction
Sharing of common subexpressions
Removing unnecessary procedure calls
Optimization Blockers
Procedure calls
Memory aliasing
Exploiting Instruction-Level Parallelism
Dealing with Conditionals

\section*{What About Branches?}

Challenge
Instruction Control Unit must work well ahead of Execution Unit to generate enough operations to keep EU busy


When encounters conditional branch, cannot reliably determine where to continue fetching

\section*{Modern CPU Design}


\section*{Branch Outcomes}

When encounter conditional branch, cannot determine where to continue fetching
- Branch Taken: Transfer control to branch target
-Branch Not-Taken: Continue with next instruction in sequence
Cannot resolve until outcome determined by branch/integer unit


\section*{Branch Prediction}
- Idea

Guess which way branch will go
Begin executing instructions at predicted position
- But don't actually modify register or memory data


\section*{Branch Prediction Through Loop}
40102d: add \(\$ 0 x 8, \% r d x\)


Assume
\[
\text { vector length = } 100
\]

Predict Taken (OK)


Executed


Fetched \(\downarrow\)

\section*{Branch Misprediction Invalidation}


\section*{Branch Misprediction Recovery}


\section*{Performance Cost}
- Multiple clock cycles on modern processor
- Can be a major performance limiter

\section*{Take-Aways}
- Leverage good compiler and flags
- Don't do anything stupid

Watch out for hidden algorithmic inefficiencies
Write compiler-friendly code
- Watch out for optimization blockers: procedure calls \& memory references
Look carefully at innermost loops (where most work is done)
- Tune code for machine

Exploit instruction-level parallelism
Avoid unpredictable branches
Make code cache friendly (see last week => blocking)```

